We report on the fabrication of a near broken InAs/Al 0.5 Ga 0.5 Sb vertical TUNNEL field effect transistor (TFET). The epitaxial structure is grown on a GaAs (001) substrate thanks to large mismatch accommodation at the GaSb/GaAs interface. The fabrication process involves an anisotropic and selective wet chemical etching of the InAs channel to form a V-shaped mesa with lateral side gates. This new architecture provides a large ON-current at room temperature while enabling an efficient pinch-off thanks to a reduced body thickness near the tunneling interface. With low temperature measurements, we identify the different mechanisms limiting the subthreshold slope at room temperature. At 77 K, where the impact of defects is reduced, a minimum subthreshold slope of 71 mV/decade is achieved for V DS = 0.1 V with an I ON /I OFF current ratio larger than 6 decades demonstrating that a good trade-off between ON current and switching efficiency could be obtained with a near broken gap heterostructure based n-TFET.
I. INTRODUCTION
Tunnel field effect transistor (TFET) is recognized as a potential candidate for ultra-low power logic applications as CMOS technology suffers from a fundamental limitation resulting from the thermionic injection mechanism [1] , [2] . In this context, several TFETs have shown a subthreshold slope lower than the limit of 60mV/decade at room temperature [3] , [4] . However, as the band-to-band tunneling probability depends strongly on the bandgap, a large ON-current is difficult to achieve using a homojunction at the tunneling interface. Highly staggered heterojunctions exhibit suitable characteristics for these applications but require the development of a technological process in order to fully use these properties. Therefore, various architectures have been proposed to set up a nTFET based on the (near) broken gap arsenide/antimonide heterojunctions. A vertical configuration with lateral drain contacts on an InAs/AlGaSb tunneling interface in line with the gate (named "T-shape" configuration in the following) was first proposed by Lu et al. [5] , and realized by Li et al. [6] , demonstrating a large ON-current exceeding other TFET devices. Zhou et al. [7] further improved this result using a pure GaSb source. With the In 0.9 Ga 0.1 As/GaAs 0.18 Sb 0.82 system grown on InP substrate, Bijesh et al. [8] demonstrated a vertical TFET with selfaligned lateral gates on the -shaped mesa sidewalls of the channel achieving an ON-current of 780 µA.µm −1 at V DS = 0.5V. Eventually, TFETs based on InAs(Sb)/GaSb nanowires have been proposed after transferring the NW grown on GaAs (111) onto a Si/SiO 2 wafer [9] or without transfer on vertical NWs with a gate all-around (GAA) grown on Si (111) [10] . Those results evidenced the importance of a thin body channel in the gate switching efficiency.
In this work, we report on top-down fabrication of a near broken gap InAs/Al 0.5 Ga 0.5 Sb vertical TFET and address the problem of its integration on a highly mismatched GaAs substrate. The process involves an epitaxial sequence promoting the strain relaxation at the interface with the substrate as well as an anisotropic and selective wet chemical etching of the InAs channel forming a V-shaped mesa with side gates. This architecture leads to a thin InAs body (80 nm) at the tunneling interface resulting in an effective switching of the device along with a large ON-current.
II. EPITAXIAL GROWTH AND TFET FABRICATION
The Al x Ga 1−x Sb/InAs p-i-n junction used for the device fabrication and depicted in Fig. 1a was grown on a GaAs semi-insulating (SI) substrate using molecular beam epitaxy (MBE). Prior to the growth of the n-TFET junction, accommodation of the lattice mismatch between GaAs and InAs was obtained using a thin 30 nm GaSb layer promoting strain relaxation via the formation of a 90 • dislocation network at the interface between GaAs and GaSb. The growth temperature of the GaSb nucleation layer was set to 450 • C in order to limit the roughness of GaSb and adjust its partial strain relaxation to match the lattice constant of InAs. Si was used to obtain n-type doping in InAs and p-type doping in (Al)GaSb. After the GaSb nucleation layer, a 1 µm thick Si-doped (n=1x10 19 cm −3 ) InAs buffer layer was grown to reduce the surface roughness. The source layer is composed of 20 nm GaSb:Si (p=1x10 19 cm −3 ) and 50 nm The energy band profile inside a 80 nm wide trench of this heterostructure sandwiched between two side gates isolated from the channel with 4 nm Al 2 O 3 ( Fig. 1b) was calculated using a TCAD simulation software (Silvaco Atlas). The band lines-up for V GS = −0.2V (OFF-state) and V GS = 0.5V (ON-state) calculated along a cutline in the center of the mesa are displayed in Fig. 1c and Fig. 1d respectively. The tunneling width (λ) that can be deduced from the band profiles evidences the very narrow tunneling barrier (a few nm) that could be obtained in the ON-state using such a near broken gap heterostructure and the strong variation of the tunneling width that can be expected varying the gate voltage (Fig. 1e) . Comparing a cutline close to the oxide ( Fig. 1e ) and in the middle of the mesa (Fig. 1f) , one can see that for a mesa width of 80 nm, although a bit less sharp, the impact of gate voltage on the tunnel barrier width is still important in the middle of the mesa with a width narrower than a few nanometer in the ON-state for V DS = 0.5V.
The device architecture and the fabrication process flow of the devices are described in figures 2a and 2b respectively. A 1×0.45 µm 2 drain Ti/Au/Ti pad oriented in the [110] crystallographic direction is used as a mask for the successive anisotropic (with a H 3 PO 4 acid based solution) and selective (citric acid based solution) wet etching of InAs down to the AlGaSb source layer. This leads to different profiles for the mesa in the two different azimuths. A V-shape is obtained in the [110] orientation whereas a -shape can be observed in the other one. After etching, the sample was treated with dilute HCl to remove InAs native oxide prior 54 VOLUME 5, NO. 1, JANUARY 2017
to the deposition of 4nm Al 2 O 3 by atomic layer deposition (ALD). Then using plasma dry etching, the Al 2 O 3 layer was removed on top of the drain and source contact regions before Ni gate evaporation. This latter was performed by tilting the sample at an angle of 60 • with respect to the Ni crucible in order to cover almost the entire InAs ni-d channel. Pd/Ti/Au was evaporated to form the source ohmic contact on the InAs buffer layer after opening the AlGaSb/GaSb source layer using dry plasma etch. The high conductance of the broken gap InAs:n+/GaSb:p+ interface ensures the contact to the source layer of the transistor [11] . The process was completed by the mesa isolation and the realization of air bridges connecting drain, source and gate to large pads deposited on the GaAs SI substrate. 
III. DEVICE CHARACTERISTICS
The room temperature characteristics of the device are shown in Fig. 3 . The Esaki diode behavior evidenced by the negative differential resistance (causing some ringing) in backward regime (Fig. 3a) confirms a band-to-band tunneling injection mechanism. In forward regime (Fig. 3b) , the device exhibits a maximum ON-current of 433 µA.µm −1 at V DS =V GS =0.5V. The transfer and transconductance characteristics in figure 3c and 3d respectively displays an I ON (V GS =0.5V)/I OFF (V GS =-2.5V) ratio larger than 9.8x10 2 with a maximum transconductance of about 500 µS/µm for V DS =0.5V. However, a subthreshold slope larger than 500 mV/decade is obtained even for a reduced drain voltage of 0.1V. This result may be due to a high defect density at the InAs/Al 2 O 3 interface. As shown by Mookerjea et al. [12] , a field-enhanced thermal excitation of carriers from these trap states can strongly degrade the slope of the transfer characteristic in the subthreshold regime at room temperature.
To investigate the influence of traps, we measured the transfer characteristics of the device varying the temperature from 300K to 77K. As can be seen on Fig. 4a , displaying the results for V DS = 0.1V, the subthreshold regime is strongly dependent on the temperature. Whereas the minimum switching slope is larger than 500 mV/decade at room temperature, it is improved to 71 mV/decade at 77K (Fig. 4b) .
The Arrhenius plots of Fig. 5 evidence the different conduction mechanisms involved for four different V GS evidencing three different operation modes. For V GS = −2.2V (Fig. 5a) , whereas the leakage floor is dominated by tunneling at low temperature, a Shockley-Read-Hall (SRH) generation-recombination current prevails when the temperature exceeds 150K. The activation energy that can be deduced from the slope between 300K and 150K is roughly equal to half of the bandgap of InAs (0.17 eV). This means that the thermal activation of traps (probably located at the Al 2 O 3 /InAs interface) provides a large density of carriers in the InAs channel. The impact of these traps is also confirmed when investigating the variation of the subthreshold current at V GS = −1.8V with the temperature (Fig. 5b) . Eventually, for V GS = −0.5V (Fig. 5c ) and V GS = 0V (Fig. 5d ), the drain current is independent of the temperature showing a gated BTBT operation. The 77K I D -V DS characteristics in Figure 6 (backward voltage) reveals a slight improvement of the peak to valley current ratio from 2.23 (RT) to 3.75 (77K) for V GS = 0V. This is mainly due to a lower excess current at low temperature as thermally assisted leakage current is reduced. However, in the forward regime, the improvement in the I ON /I OFF ratio is very dependent on the drain voltage: whereas the low leakage floor (I OFF <50 pA.µm −1 ) and a still high ON current (I ON =40 µA.µm −1 ) lead to an ON/OFF current ratio larger than six decades (between V GS =0.5V and V GS = −1.8V) at V DS = 0.1V, a little more than three decades are obtained for V DS = 0.5V. Looking at the 77K transfer characteristic evolution with drain voltage (Fig. 6b) , one can observe that the leakage floor for V GS < -2V exhibits a gate voltage dependency characteristic of an ambipolar effect coming from tunneling at the drain to channel interface. This current corresponds to the temperature independent leakage floor observed on Fig. 5a for a temperature below 150K. On the other hand, at V GS = −1.8V and for V DS = 0.5V, whereas the trap assisted tunneling phenomena are reduced, the subthreshold slope is now limited by band to band tunneling at the AlGaSb/InAs interface due to drain induced barrier thinning (DIBT). The 77K DIBT estimated considering the variation of gate voltage needed to keep a constant drain current at 10 −7 A/µm while varying the drain voltage from 0.1V to 0.5V is about 1 V/V. At V GS = −2V, the overlap existing between this 56 VOLUME 5, NO. 1, JANUARY 2017 two phenomena (DIBT and tunneling at the drain to channel interface) indicates that a non-uniform band profile near the AlGaSb/InAs interface probably exists within the width of the channel.
To go further in the understanding of this phenomena, we mapped the 2D electric field intensity within the V-shaped device for both positive and negative gate voltage ( Fig. 7a and 7c) . Although the presence of traps at the InAs/Al 2 O 3 interface may modify the electric-field distribution inside the mesa, it would mainly result in a shift of the gate voltage with respect to the experimental one if we assume a uniform distribution of traps along the interface. For this reason, the mapping of electric field in the OFF-state has been calculated for V GS = −1V instead of -1.8V in the experiment. For V GS = −1V, the band profile extracted from a cutline near the gate (cutline 1) exhibits a very narrow tunnel barrier at the channel to drain interface which explains the ambipolar effect previously observed in the experiment, whereas the band profile extracted from a cutline in the middle of the mesa (cutline 2) shows that the reduced gate induced electric field in the center of the mesa results in a significant band bending induced by the drain voltage and thus in a shorter tunneling distance between source and channel (DIBT). Comparing with a device having a reversed shape ( -shape) (Fig. 7b and 7d) , the reduced width close to the channel to drain interface should promote the gate control efficiency and minimize the DIBT. In the ON-state (Fig. 7 a and b) , the geometry and the electric-field mapping of the -shape may probably result in a larger tunneling current at the source to channel interface owing to the larger area of the interface and to a favorable alignment of the gate electric-field with the interface. However, the larger electric field concentration induced by the V-shape (Fig. 7 e and f) leads to a reduced tunneling distance at the source to channel interface in the middle of the mesa and to a more uniform profile along the interface. For a tunnel FET based on near broken gap heterostructure with very short tunneling width, this enhanced uniformity is essential to switch the tunneling current density off all along the interface for a reduced gate voltage span and thus to minimize the subthreshold slope. Eventually, one advantage of the V-shape is the larger area of the drain contact that can improve the series resistance. In conclusion, a more straight profile of the V-shape together with a thicker undoped InAs epilayer may be useful to minimize DIBT while keeping a good switching efficiency.
A benchmark of this device with other n-TFETs based on highly staggered heterostructures is proposed on Table 1 showing a good trade-off between ON/OFF ratio, maximum ON-current and switching efficiency at low bias. Furthermore, the proposed configuration consisting in a vertical device with side gates achieved by a top-down fabrication from a metamorphic epitaxial layer on a (001) substrate make this solution compatible with a large scale integration on a CMOS platform. For this, the remaining challenges are to improve the InAs/oxide interface and to develop a dry etch technology to further reduce the channel mesa width with a very tight control of the dimensions while achieving a very reproducible process over the entire wafer.
IV. CONCLUSION
An InAs/Al x Ga 1−x Sb near broken gap TFET on GaAs substrate has been fabricated and characterized. Vertical architecture together with a V-shaped mesa etching of the InAs channel down to 80 nm at the tunneling interface results in a large I ON of 433 µA/um at V DS =V GS =0.5V. Low temperature measurements limiting the influence of traps lead to a minimum SS of 71 mV/decade together with a 40 µA.µm −1 ON current at V DS = 0.1 V. These results indicates that further improvements of the gateoxide/semiconductor interface could lead to a valuable solution for ultra-low power logic.
